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Abstract 
Circuit Switching (CS) has been suggested as an 
efficient switching method for supporting simultaneous 
communications (such as data, voice, and images) 
across parallel systems due to its ability to preserve 
both communication performance and fault-tolerant 
demands in such systems. In this paper we present an 
efficient scheme to capture the mean message latency 
in 2-D torus with CS in the presence of faulty 
components. We have also conducted extensive 
simulation experiments, the results of which are used 
to validate the analytical model. 
1. Introduction 
Large-scale parallel computers, Multiprocessors 
System-on-Chip (MP-SoCs), multicomputers, cluster 
computers and peer-to-peer networks are considered 
today a very promising approach of achieving high 
computational power. In the past few years there have 
been tremendous improvements of parallel computers, 
but these have come primarily from advances in 
processor technology. Communication networks have 
not kept up, and the increasing disparity between 
processor and network speeds has become a major 
hindrance to further performance gains [1]. 
In addition to the impacts of communication 
systems on the performance, it may also account for a 
significant fraction of the cost and power dissipation of 
such systems. Ideally, the communication systems 
should deliver messages with low latency and support 
high throughput and should also be cost-effective, 
reliable and fault-tolerant. A communication network 
can be defined by its topology, routing, and switching.  
The network topology defines the connectivity of 
the communication network. The torus (also known as 
k-ary 2-cube) has become a widely accepted 
communication network due to its desirable and 
powerful topological properties.  
Routing determines the path a message will take 
through the network. Routing algorithms for large-scale 
parallel computers are generally classified as being 
either deterministic or adaptive. Deterministic routing 
is simple and easily implemented, with minimal 
overhead. Adaptive routing, on the other hand, 
improves both the performance and fault-tolerance of a 
communication network and, more importantly, allows 
for further flexibility at the cost of additional 
complexity in the algorithm and its implementation [2]. 
The switching technique determines how messages 
are propagated from the source to the destination, 
including the hardware protocols for transmitting data 
across a physical channel and for buffering data at a 
router [1]. Recently there has been a renewed interest 
for Circuit Switching (CS) in the communication 
systems and Internet [3, 4]. The main reason is that it is 
now possible to build extremely high capacity all-
optical switches using this technology, whereas it is not 
possible to design them using packet switching. This is 
because routers (i.e. packet switches) need to buffer 
packets for contention resolution, and we still do not 
know how to store photons while providing random 
access as we do with electronic RAMs. Circuit 
switches are characterized by simple data paths 
requiring no per-packet processing, and no packet 
buffers. Moreover, there are a few other advantages to 
CS. For relatively long messages, the message latency 
is almost independent of the distance between the 
source and destination. In addition, there are no storage 
requirements at the routers, since no data is sent until 
the circuit has been established. The other advantage of 
CS is its ability to provide messages with an agreed-
upon Quality of Services (QoS), e.g., guaranteed 
latency, once a connection has been established [3-5]. 
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These features make circuit-switched networks suitable 
for supporting simultaneous (data, voice and image) 
communications across parallel computers, distributed 
computers, and telecommunication systems.  
In recent years, many studies have addressed 
several issues in the field of fault-tolerance and 
reliability analysis of large-scale parallel and 
distributed systems. These researches span a wide 
range of systems such as massively parallel processors, 
cluster-based systems, mobile systems, sensor 
networks, and more recently Mp-SoCs. Fault-tolerant 
designs of these systems aim at providing continuous 
operations in the presence of faults by allowing the 
graceful degradation of system. Almost all of the 
proposed methods and algorithms for functionality of 
the recent systems have resorted to simulation to study 
the performance of such systems, under different 
failure conditions. The limitations of simulation-based 
solutions are that it is highly time-consuming and 
expensive. An alternative to simulation approach is an 
analytical model, which is the focus of this research. 
The significant advantage of analytical models over 
simulation is that they can be used to obtain 
performance results for large systems which may not 
feasible to study using simulation due to the excessive 
computation demands. An accurate analytical model 
can provide quick performance estimates and will be a 
valuable design tool. 
Several models analyzing CS have been proposed 
in the literature [4, 6-8]. However, the performance 
properties of CS have not been thoroughly investigated 
in the presence of faulty components. Due to recent 
popularity of CS in providing QoS in the networks, the 
study presented in this paper evaluates the 
performance, both analytically and experimentally, of a 
CS on the torus networks with faults. The goals of our 
study are to evaluate the performance potential of CS 
to understand the effects of failures on switching and 
routing performance.      
The rest of the paper is organized as follows. 
Necessary definitions are introduced in Section 2. The 
proposed analytical model is derived and discussed in 
Section 3. In addition to the theoretical analysis, 
extensive simulation experiments were performed. The 
results of these experiments for validation of the 
mathematical model are presented in Section 4. Finally, 
conclusions are drawn in Section 5. 
2. Torus network topology and its node 
structure  
The topology we have chosen to investigate is the 2-
dimensional torus (k-ary 2-cube). This is a topology 
which has become increasingly popular among 
researches and has been implemented in a number of 
existing machines [1, 5]. A k-ary 2-cube is a direct 
network with N=k2 nodes; k is called the radix. Links 
(channels) in the torus can be either uni- or bi-
directional. In this paper, we will focus on 2-D torus 
with bi-directional links as they have been more 
popular in parallel systems. Each node can be 
identified by a 2-digit radix k address (a1, a2). Nodes, 
with address (a1, a2), (b1, b2) are connected if and only 
if a1= (a2 +1) mod k or b1= (b2 +1) mod k. In order to 
allow processors to concentrate on computational tasks 
and permit the overlapping of communication with 
computation, a router, is used for handling message 
communication among processors, and is usually 
associated with each processor. Consequently, each 
node consists of a Processing Element (PE) and router. 
A node is connected to its neighboring nodes via the 
input and output channels. The injection/ejection
channel is used by the processor to inject/eject 
messages to/from the network.  
3. Analysis   
This section describes the assumptions used in the 
analysis, and then presents the analytical model.  
3.1 Assumptions   
The analytical model is based on the following 
assumptions that have been widely used in literature [4, 
6-15].  
1. Each processor generates messages independently, 
which follows a Poisson process with a mean rate of 
λg.  
2. The arrival process at a given communication 
network is approximated by an independent Poisson 
process. Therefore, the rate of process arrival at a 
communication network can be calculated using 
Jackson’s queuing networks formula [10].  
3. The destination of each message would be any node 
in the network with uniform distribution.   
4. Message length is M flits, where M is a random 
variable whose first, M , and second moment, 2M , 
are known. Each flit requires one-cycle 
transmission time across a physical channel.  
5. The local queue at the injection channel in the 
source node has infinite capacity. Moreover, 
messages are transferred through the ejection 
channel to the local node as soon as they arrive at 
their destinations.  
6. Each node failed with probability θ. The 
probabilities of node failure in the network are 
equiprobable and independent of each other. 
Moreover, Faults are static [1, 5] and distributed 
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uniformly throughout the network such that do not 
disconnect the network. 
7. Nodes (processors) are more complex than links 
and thus have higher failure rates [1, 5]. Therefore, 
we focus only on node failures. 
8. V virtual channels (V≥1) are used per physical 
channel. When there is more than one virtual 
channel available that bring a message closer to its 
destination, one is chosen at random. 
9. If the header is blocked upon reaching an 
intermediate node, the partial path is torn down by 
propagating a “release” signal backward to the 
source to release all the acquired channels. Then, 
the header backtracks to the source and makes a 
new attempt to set up a connection [4, 5, 8]. 
3.2 Outline of the analytical model 
In this section, we present the mathematical model that 
approximate the behavior of 2-D torus communication 
system using CS in the presence of faulty components.  
The mean message latency is composed of the mean 
network latency, 
r
T , which is the time to cross the 
network and the mean waiting time seen by the 
message in the source node, 
s
W , before entering the 
network. 
r
T  includes the delay experienced by a 
message in the previous re-transmission attempts as 
well. However, to capture the effects of virtual 
channels multiplexing, the mean message latency has to 
be scaled by a factor, say V , representing the average 
degree of virtual channels multiplexing, that takes 
place at a given physical channels. Therefore, the mean 
message latency can be approximated as [11] 
( )
r sLatency T W V= +  (1) 
In what follows, we will describe the calculation of 
r
T , 
s
W , and V .      
3.2.1 Calculation of the mean network latency 
Under the uniform traffic pattern, the average number 
of channels that a message visits along a given 
dimension and across the network, k  , d  respectively, 
are given by Agarwal [12] 
/ 4 , 2k k d k≈ =  (2) 
Consider the header that has successfully 
established a connection because it has not encountered 
a connection failure at any intermediate channels. The 
service time seen by a message at a given channel in 
the case of successful connection consists of the time 
required by the header to establish a connection and the 
time to transmit the message. If TS is the random 
variable denoting the service time in the case of 
successful connection, we can write 
2ST M d= +  (3) 
Where M is a random variable denoting the 
message length. Note that in Equation (3) the term 
2d accounts for 2d cycles that are required to send the 
acknowledgement flit back to the source node. The 
Laplace-Stieltjes [10] transform of Ts can be written as 
2( ) ( )
S
Sd
T ML S L S e
∗ ∗ −
= ⋅  (4) 
Consider the header that encounters faulty/blocking 
situation, and as a result experiences a connection 
failure at the j-th (1 )j d≤ ≤ hop channel. A negative 
acknowledgement is then propagated backward to the 
preceding node, requiring a single cycle at each hop. 
The service time seen by a message ant its Laplace-
Stieltjes transform in the case of a connection failure 
that occurred at the j-th hop channel are simply  
2( 1)
jF
T j= −  (5) 
2 ( 1)( )
Fj
S j
TL S e
∗ − −
=  (6) 
Let ξj be the number of physical channels that the 
header can select at its j-th hop to advance towards its 
destination. The header is blocked at this channel when 
encounters a faulty component or finds that all of the V
virtual channels at each of the ξj physical channels are 
busy. Since adaptive routing distributes traffic equally 
among network channels the probability, Pv, that v
virtual channels at a given physical channel are busy, is 
the same at all network channels regardless of their 
positions. Given that the header reaches the j-th hop if 
it has not suffered a connection failure at the (j-1) 
channels, the probability,
jF
P , that it suffers a 
connection failure at the j-th hop channel can be 
expressed as 
( )11( ) 1 ( ) ; 1j ij jF V V ViP P P Pξ ξθ θ θ−== + − + + <∏  (7) 
A connection failure can be caused by blocking at 
any of the d channels along the network path. 
Removing the conditioning on the channel where the 
blocking has occurred, we can write the service time at 
a given channel in the case of connection failure as 
1
( ) ( )
F j Fj
d
T F TjL S P L S
∗ ∗
=
=∑  (8) 
Let PS be the probability of a successful connection, 
and PF be the probability of a connection failure. Since 
Proceedings of the International Symposium on Parallel Computing in Electrical Engineering (PARELEC'06)
0-7695-2554-7/06 $20.00  © 2006
the header crosses, on average, d channels to reach its 
destination, PS and PF are given by 
( )11 1 ( ) idS ViP P ξθ−== − +∏  (9) 
( )111 1 ( ) idF ViP P ξθ−== − − +∏  (10) 
Therefore, the weighted service time seen by a 
message at a given channel, taking into account the 
cases of connection success and failure, is given by 
( )
( )( )
1
1 2
1
1 2 ( 1)
1 1
( ) ( ) ( )
1 ( ) ( )
( ) 1 ( )
S j Fj
j
j i
d
T S T F Tj
d sd
V Mj
jd s i
V Vj i
L S P L S P L S
P L S e
P P e
ξ
ξ ξ
θ
θ θ
∗ ∗ ∗
=
− ∗ −
=
−
− −
= =
= + =
− + +
+ − +
∑
∏
∑ ∏
 (11) 
   Consider a message that required n retrials to 
successfully set-up a connection because it previously 
experienced (n-1) connection failures. Let Tn be a 
random variable denoting the service time seen by a 
message at a given channel after n retrials. Moreover, 
( )
nT
L S∗ be the corresponding Laplace-Stieltjes 
transform. We can write Tn as  
1
1
( 1) nn S FnT t P n t P
∞
−
=
= ⋅ + − ⋅∑  (12) 
( )
( ) ( )
1
1
11
0
( ) ( )
( ) ( ) ( ) 1 ( )
n
n
n
T S F Tn
n
n
S T F T S T S Tn
L S P P L S
P L S P L S P L S P L S
∞∗ − ∗
=
−∞∗ − ∗ ∗ ∗
=
= =
= −
∑
∑
 (13) 
After the header has successfully established a path 
between source and destination nodes, the first data flit 
takes d cycles to reach the destination. Therefore, the 
mean network latency seen by a message to cross from 
source to destination is given by 
r nT T d= +  (14) 
Where 
n
T  is the mean service time seen by a message 
at a given channel, and is obtained as 
1
0
[ ] ( ) ( )
n j j
d
n n T S S F F Sj
S
T E T L S P T P T P
S
∗
=
=
∂
= = = +
∂ ∑
 (15) 
To compute the number of channels, ξj, that a 
message can select when crossing the j-th hop channel, 
(1 )j d≤ ≤ , we use the method described in [15]. We 
recollect briefly here the main equations for the 
calculation of ξj. The number of channels that the 
message can select when crossing the j-th hop channel 
is given by                 
2
0
(2 ) tj jt tξ ψ== −∑  (16) 
Where tjψ is the probability that the header has 
entirely crossed t dimensions along on its j-hop path. 
This probability is a function of the number of 
dimensions that the message has still to cross. The 
probability that there remains only one dimension to 
cross a message j-hops away from its destination, 
j
Pϕ , 
can be written as 
2 ( 1) 1
0 0j
d j k j d
P
j kϕ
− + ≤ < −
≤ <
⎧
= ⎨
⎩
  (17)     
Consequently, the probability that the header has 
entirely crossed t dimensions along on its j-hop path is 
given by        
1 0
1
j
j
t
j
P t
P t
ϕ
ϕ
ψ
− =
=
⎧⎪
= ⎨
⎪⎩
 (18) 
3.2.2 Calculation of the mean waiting time in 
the source node 
In this section, we compute the mean waiting time at 
the source node ( sW ). Since a message in the source 
node can enter the network through any of the V virtual 
channels, the mean arrival rate to the queue is λg/V. 
Since a message does not leave the first hop channel, 
and therefore the local queue, until a connection has 
been established through the network, the service time 
seen by a message is exactly ( )
nT
L S∗ (given by 
Equation (13)). Applying the Pollaczek-Khinchine (P-
K) mean value formula [10] yields the mean waiting 
time experienced by a message at the source node as 
[10] 
( )2( ) [ ] 2 1 ( ) [ ]s g n g nW V E T V E Tλ λ= −  (19) 
Where E[Tn] and 2[ ]nE T  are the first and second 
moment of Tn. While E[Tn] has already been computed 
in Equation (15), parameter 2[ ]nE T can be expressed as 
follows 
( )22 2 2 22
0
[ ] ( ) [ ] 2 [ ]
nn T S n F n S
S
E T L S P E T P E T P
S
∗
=
∂
= = − +
∂
 (20) 
The probability, Pv (0 ≤ v ≤V), that v virtual 
channels at a given physical channel are busy can be 
determined using a Markovian model (details of the 
model can be found in [14]). In the steady-state, the 
model yields the probability Pv as [14] 
0 1q = (21) 
1 (1 1)v v c rq q T v Vλ−= ≤ ≤ −  (22) 
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1 (1/ )V V c r cq q Tλ λ−= −  (23) 
( ) 10 0V vvP q −== ∑  (24) 
1 (1 1)v v c rP P T v Vλ−= ≤ ≤ −  (25) 
1 (1/ )V V c r cP P Tλ λ−= −  (26) 
When multiple virtual channels are used per 
physical channel they share the bandwidth in a time 
multiplexed manner. The average degree of virtual 
channel multiplexing, that takes place at a given 
physical channel, can be estimated by [14] 
2
1 1
V V
v vv v
V v P vP
= =
=∑ ∑  (27) 
The mean arrival rate, λc, on a given channel is 
determined as follows. A PE generates, on average, λg
messages in a cycle, which are evenly distributed 
among the 4 output channels. Each message may have 
to be retransmitted a number of times before it 
successfully reaches its destination. By summing up the 
rate of messages generated by the PE and those due to 
transmission failures, we can write the effective traffic 
rate, λe, offered to an output channel as 
0
4 4re F g g Sr P Pλ λ λ
∞
=
= =∑   (28) 
In addition to messages generated by the local PE, a 
given channel may receive messages from PEs that are 
within 1, 2, to ( 1d − ) hops away. These message 
headers cross the channel if they have not experienced 
a transmission failure before reaching the channel. 
Therefore, the traffic rate, λc, on a channel is given by 
( )10 1 1 ( ) ; 1jjdc V e Vj i P Pξλ θ λ θ−= == − + + <∑ ∏   (29)
4. Experimental results   
A discrete-event simulator was developed in order to 
verify the mathematical analysis and to further 
understand and evaluate the performance of CS with 
faults in the 2-D torus when fully adaptive routing and 
virtual channels flow control are used. All 
measurements were taken only after the system had 
reached steady state. Moreover, in order to minimize 
sampling errors, the latencies were generated by 
averaging the results of multiple runs. Extensive 
validation experiments have been performed for several 
combinations of network sizes, message lengths, failure 
rates, and virtual channels. However, for the sake of 
specific illustration, latency results are presented for 
the following cases only: 
• Network size N =82 and 162 nodes. 
• Number of virtual channels V =1, 10 per physical 
channel. 
• Mean message length M =32 and 64 flits. 
• Failure rates θ =0.0, 0.1, 0.2. 
4.1 Model validation 
The average message latencies obtained from the 
simulation and analytical results plotted in Figure 1 for 
a varying number of virtual channels and different 
failure rates. The x-axis in this figure represents the 
traffic rate injected by a given in a cycle (λg) while the 
y-axis shows the mean message latency (in cycles). The 
figure indicates that the simulation results and the 
values predicted by the analytical model are in good 
agreement (lower than 5%) under steady state regions, 
i.e. under light and moderate traffic and near the 
saturation point. However, due to the approximations 
made when constructing the model, some discrepancies 
(of at most 15% error) are apparent around the 
saturation point. Since the independence assumptions 
are essential in ensuring a tractable model, and given 
that most evaluation studies concentrate on network 
performance in the steady state regions, it can be 
concluded that the present model constitutes a cost-
effective evaluation tool for assessing the performance 
behavior of circuit-switched torus networks in the 
presence of faulty components.
5. Conclusions  
Analytical models of fully adaptive routing have 
recently been proposed for CS in torus networks. 
However, there has not been any analytical model of 
CS in the presence of faulty components. This paper 
has presented a novel analytical model for the 
performance evaluation of CS in the torus in the 
presence of failures when fully adaptive routing and 
virtual channels flow control are used. The proposed 
model has been examined with a number of widely 
used cases in order to evaluate the performance of the 
CS under various working conditions. Simulation 
experiments have shown that the results predicted by 
the analytical model are in good agreement with those 
obtained through simulation experiments. Our next 
objective is to extend the above modeling approach to 
consider other well-known fault-tolerant routing 
algorithms.  
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